



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

1/1

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/743,422	12/23/2003	Sebastien Hily	2207/17041	7513
23838	7590	03/23/2006	EXAMINER	
KENYON & KENYON LLP 1500 K STREET N.W. SUITE 700 WASHINGTON, DC 20005			PETRANEK, JACOB ANDREW	
		ART UNIT	PAPER NUMBER	
		2183		

DATE MAILED: 03/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/743,422	HILY ET AL.
Examiner	Art Unit	
Jacob Petranek	2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 28 July 2004.

2a) This action is **FINAL**. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-30 is/are pending in the application.
4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1-30 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 23 December 2003 is/are: a) accepted or b) objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) Notice of References Cited (PTO-892)
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 12/23/2003.

4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
5) Notice of Informal Patent Application (PTO-152)
6) Other: _____

DETAILED ACTION

1. Claims 1-30 are pending.
2. The office acknowledges the following papers:
Oath filed on 5/7/2004,
Rescind request filed on 7/28/2004.

Priority

3. No claim for priority has been made in this application.

Drawings

4. The Examiner contends that the drawings submitted on 12/23/2003 are acceptable for examination proceedings.

Specification

5. The disclosure is objected to because of the following informalities:
6. The specification is supposed to mention all claimed limitations. The specification does not mention the limitation "source store instruction" for claims 1-7 and 28-30 and must be added to the specification.
7. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. The Applicant's cooperation is requested in correcting any errors of which the Applicant may become aware.
8. Appropriate correction is required.

Claim Objections

9. Claim 7 is objected to because of the following informalities:
10. Claim 7 is a method claim that is dependent on claim 1 that claims a processor.

Claim 7 should be cancelled, made independent, or made dependent on a method claim.

Claim Rejections - 35 USC § 112

11. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

12. Claims 1-7, 15-17, 23, and 25-30 are rejected under 35 U.S.C. §112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 1-3, 7, and 28-30 recite the limitation “source store instruction.” It’s unclear what a source store instruction is since there is no support for it in the specification. For examination purposes, the limitation will be interpreted as “[source] store instruction.”

Claims 15-17 and 25-27 recite the limitation “source store address.” It’s unclear what a source store address is since there is no support for it in the specification. For examination purposes, the limitation will be interpreted as “[source] store address.”

Claim 23 recites the limitation “said store data buffer is external to the first storage.” Claim 23 is dependent on claim 22, which has the limitation “said store data

buffer is in the first storage." It's unclear in claim 23 where the store data buffer is located. Claim 23 should be rewritten so not to be dependent on claim 22.

13. Claims 4-6 are rejected due to their dependency.

Claim Rejections - 35 USC § 102

14. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

15. Claims 1-2, 4-5, 7-11, 13-16, 18-21, 23-26, and 28-29 are rejected under 35 U.S.C. §102(b) as being anticipated by Abramson et al. (U.S. 5,751,983).

16. As per claim 1:

Abramson disclosed a processor comprising:

A decoder to decode a load instruction naming a destination register (Abramson: Figure 2 element 201, column 5 lines 12-26)(The load instruction is inherently decoded before it's issued to the execution unit.);

A memory ordering buffer to maintain a store instruction (Abramson: Figure 4 element 503, column 7 lines 62-67 continued to column 8 lines 1-8); and

A trailing store buffer to maintain an address for said store instruction, if said store instruction has been de-allocated from said memory ordering buffer (Abramson: Figure 5 element 602, column 8 lines 21-32)(The data array is a buffer that temporarily stores data and their corresponding addresses that are originally from a store

instruction. Entries received from the MOB are de-allocated at the MOB and are written to the data array. Thus, it reads on a trailing store buffer as claimed.).

17. As per claim 2:

Abramson disclosed the processor of claim 1 wherein said memory ordering buffer further comprises:

A store address buffer to maintain the address for said source store instruction (Abramson: Figure 6 element 802, column 8 lines 44-61).

18. As per claim 4:

Abramson disclosed the processor of claim 1 further comprising:

A store data buffer coupled to said memory ordering buffer (Abramson: Figure 3 element 304, column 7 lines 18-26)(The Memory Interface Unit that contains the store data buffer is coupled to the Memory Execution Unit that contains the memory ordering buffer.).

19. As per claim 5:

Abramson disclosed the processor of claim 1 wherein said trailing store buffer is coupled to said memory ordering buffer (Abramson: Figure 5 element 602, column 8 lines 21-32)(The data array is a buffer that temporarily stores data and their corresponding addresses that are originally from a store instruction. Entries received from the MOB are de-allocated at the MOB and are written to the data array. Thus, it reads on a trailing store buffer as claimed. The data array is coupled to the memory ordering buffer.).

20. As per claim 7:

Claim 7 essentially recites the same limitations of claim 8. Therefore, claim 7 is rejected for the same reasons as claim 8.

21. As per claim 8:

Abramson disclosed a method comprising:

Computing a store address (Abramson: Figure 3 element 300, column 7 lines 10-17)(Computing a store address is inherent for a store instruction.);

Writing the store address in a first storage (Abramson: Figure 6 element 802, column 8 lines 44-61)(The store address buffer holds the addresses from store instructions.);

Writing data associated with the store address to a memory (Abramson: Figure 3 element 304, column 7 lines 18-26)(The store data buffer contains the data corresponding to store instructions.);

De-allocating the store address from the first storage (Abramson: Figure 6 element 802, column 8 lines 44-61)(Entries within the store address buffer are inherently de-allocated when the store instruction retires.);

Allocating the store address in a second storage (Abramson: Figure 5 element 602, column 8 lines 21-32)(The data array is a buffer that temporarily stores data and their corresponding addresses that are originally from a store instruction. Entries received from the MOB are de-allocated at the MOB and are written to the data array. It's inherent that an entry is allocated when the data is written to the data array.);

Predicting a load instruction to be memory renamed (Abramson: Figure 11, column 12 lines 31-47 and column 14 lines 2-18)(Memory renaming can occur when a

load instruction is believed to relate to a previous store instruction. A speculative load is done when store instructions do not have addresses that are valid and is believed to relate to one of the load instructions.);

Computing a load store source index (Abramson: Column 12 lines 21-31)(A load store source index can be a store buffer identification (SBID). SBID's are assigned to load instructions.);

Computing a load address (Abramson: Column 9 lines 47-64);

Disambiguating the memory renamed load instruction (Abramson: Figure 11, column 14 lines 19-31)(The speculated load instruction is checked to make sure it obtained the correct data.); and

Retiring the memory renamed load instruction, if the store address is still allocated in at least one of said first storage and said second storage (Abramson: Figure 11, column 14 lines 19-31)(The load instruction is retired if an address matches in the store address buffer.).

22. As per claim 9:

Abramson disclosed the method of claim 8 wherein computing a store address comprises:

Computing an address for a store instruction (Abramson: Figure 3 element 300, column 7 lines 10-17)(Computing a store address is inherent for a store instruction.).

23. As per claim 10:

Abramson disclosed the method of claim 8 wherein writing the store address in a first storage comprises:

Writing the store address in a store address buffer (Abramson: Figure 6 element 802, column 8 lines 44-61)(The store address buffer holds the addresses from store instructions. The memory ordering buffer contains the store address buffer.).

24. As per claim 11:

Abramson disclosed the method of claim 10 wherein writing data associated with the store address to a memory comprises:

Writing the data from said store data buffer to said memory using the store address in said store address buffer (Abramson: Figure 5 element 602, column 8 lines 21-32)(The data array is a buffer that temporarily stores data and their corresponding addresses that are originally from a store instruction. Entries received from the MOB are de-allocated at the MOB and are written to the data array.).

25. As per claim 13:

The method of claim 11, wherein said store data buffer is external to the first storage (Abramson: Figure 3 element 304, column 7 lines 18-26)(The Memory Interface Unit that contains the store data buffer is coupled to the Memory Execution Unit that contains the memory ordering buffer.).

26. As per claim 14:

Abramson disclosed the method of claim 8 wherein de-allocating the store address from the first storage comprises:

De-allocating the store address from a store address buffer in the first storage (Abramson: Figure 6 element 802, column 8 lines 44-61)(Entries within the store address buffer are inherently de-allocated when the store instruction retires.).

27. As per claim 15:

Abramson disclosed the method of claim 8 wherein disambiguating the memory renamed load instruction comprises:

Determining whether a store address for the memory renamed load instruction corresponds to a store address in said first storage (Abramson: Figure 11, column 12 lines 32-47 and column 14 lines 19-31)(The speculated load instruction is checked to make sure it obtained the correct data.).

28. As per claim 16:

Abramson disclosed the method of claim 15 further comprises:

Determining whether said source store address for the memory renamed load instruction is in the second storage (Abramson: Figure 11, column 14 lines 19-44)(The speculated load instruction is checked to make sure it obtained the correct data. If the speculated load gets the incorrect data, then it's determined that the data has already been transferred to the data array, being the second storage.).

29. As per claim 18:

Claim 18 essentially recites the same limitations of claim 8. Therefore, claim 18 is rejected for the same reasons as claim 8.

30. As per claim 19:

Claim 19 essentially recites the same limitations of claim 9. Therefore, claim 19 is rejected for the same reasons as claim 9.

31. As per claim 20:

Claim 20 essentially recites the same limitations of claim 10. Therefore, claim 20 is rejected for the same reasons as claim 10.

32. As per claim 21:

Claim 21 essentially recites the same limitations of claim 11. Therefore, claim 21 is rejected for the same reasons as claim 11.

33. As per claim 23:

Claim 23 essentially recites the same limitations of claim 13. Therefore, claim 23 is rejected for the same reasons as claim 13.

34. As per claim 24:

Claim 24 essentially recites the same limitations of claim 14. Therefore, claim 24 is rejected for the same reasons as claim 14.

35. As per claim 25:

Claim 25 essentially recites the same limitations of claim 15. Therefore, claim 25 is rejected for the same reasons as claim 15.

36. As per claim 26:

Claim 26 essentially recites the same limitations of claim 16. Therefore, claim 26 is rejected for the same reasons as claim 16.

37. As per claim 28:

Claim 28 essentially recites the same limitations of claim 1. Claim 28 additionally recites the following limitations:

A memory coupled to said processor (Abramson: Figure 1 element 214, column 4 lines 35-39).

38. As per claim 29:

Claim 29 essentially recites the same limitations of claim 2. Therefore, claim 29 is rejected for the same reasons as claim 2.

Claim Rejections - 35 USC § 103

39. The following is a quotation of 35 U.S.C. §103(a) which forms the basis for all obviousness rejections set forth in this Office action:

40. Claims 3, 6, 12, 17, 22, 27, and 30 are rejected under 35 U.S.C. §103(a) as being unpatentable over Abramson et al. (U.S. 5,751,983).

41. As per claim 3:

Abramson disclosed the processor of claim 1 wherein said memory ordering buffer further comprises:

A store data buffer to maintain data associated with said source store instruction (Abramson: Figure 3 element 304, column 7 lines 18-26)(The Memory Interface Unit that contains the store data buffer is coupled to the Memory Execution Unit that contains the memory ordering buffer. It would have been obvious to one of ordinary skill in the art at the time of the invention that the store data buffer could be placed within the memory-ordering buffer. In addition, according to "In re Japikse" (181 F.2d 1019, 86 USPQ 70 (CCPA 1950)), shifting the location of parts doesn't give patentability over prior art.).

42. As per claim 6:

Abramson disclosed the processor of claim 1 wherein said memory ordering buffer comprises said trailing store buffer (Abramson: Figure 6 element 802, column 8 lines 21-32)(The data array is a buffer that temporarily stores data and their corresponding addresses that are originally from a store instruction. Entries received from the MOB are de-allocated at the MOB and are written to the data array. Thus, it reads on a trailing store buffer as claimed. The data array is coupled to the memory ordering buffer. It would have been obvious to one of ordinary skill in the art at the time of the invention that the memory ordering buffer could be combined with the data array into one unit. In addition, according to "In re Japikse" (181 F.2d 1019, 86 USPQ 70 (CCPA 1950)), shifting the location of parts doesn't give patentability over prior art.).

43. As per claim 12:

Abramson disclosed the method of claim 11 wherein said store data buffer is in the first storage (Abramson: Figure 3 element 304, column 7 lines 18-26)(The Memory Interface Unit that contains the store data buffer is coupled to the Memory Execution Unit that contains the memory ordering buffer. It would have been obvious to one of ordinary skill in the art at the time of the invention to implement the store data buffer in the memory ordering buffer that contains the store address buffer. In addition, according to "In re Japikse" (181 F.2d 1019, 86 USPQ 70 (CCPA 1950)), shifting the location of parts doesn't give patentability over prior art.).

44. As per claim 17:

Abramson disclosed the method of claim 8 further comprising:

Clearing a backend of the processor and restarting the load instruction without memory renaming, if said source store address has been de-allocated from said first storage and said second storage (Abramson: Figure 11, column 14 lines 33-44)(If the data can't be correctly obtained from the first data storage, then the instruction would be restarted. It would have been obvious to one of ordinary skill in the art that the actual data in the data array could have been moved out of the data array to another memory element at the time of the load restarting. Thus, the processor clearing would have occurred with the data sought after being de-allocated from the first and second data storage.).

45. As per claim 22:

Claim 22 essentially recites the same limitations of claim 12. Therefore, claim 22 is rejected for the same reasons as claim 12.

46. As per claim 27:

Claim 27 essentially recites the same limitations of claim 17. Therefore, claim 27 is rejected for the same reasons as claim 17.

47. As per claim 30:

Claim 30 essentially recites the same limitations of claim 3. Therefore, claim 30 is rejected for the same reasons as claim 3.

Conclusion

The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or

patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Gaskins et al. (U.S. 6,675,287), taught multiple store buffers for forwarding data to load instructions.

Webb, Jr. et al. (U.S. 6,360,314), taught data forwarding for load instructions from a store buffer.

Chowdhury et al. (U.S. 6,687,809), taught data forwarding for load instructions from a store buffer.

Ramagopal et al. (U.S. 6,233,657), taught speculatively storing instruction results into a data cache with a restore buffer to recover for incorrect stores.

Johnson (U.S. 6,918,030), taught speculatively executing load instructions without calling recovery procedures.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jacob Petranek whose telephone number is 571-272-5988. The examiner can normally be reached on M-F 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jacob Petranek
Examiner, Art Unit 2183

Eddie C
EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100